MM54C04中文资料

TL F 5877MM54C00 MM74C00 MM54C02 MM74C02 MM54C04 MM74C04 MM54C10 MM74C10 MM54C20 MM74C20

February 1988

MM54C00 MM74C00Quad 2-Input NAND Gate MM54C02 MM74C02Quad 2-Input NOR Gate MM54C04 MM74C04Hex Inverter

MM54C10 MM74C10Triple 3-Input NAND Gate MM54C20 MM74C20Dual 4-Input NAND Gate

General Description

These logic gates employ complementary MOS (CMOS)to achieve wide power supply operating range low power con-sumption high noise immunity and symmetric controlled rise and fall times With features such as this the 54C 74C logic family is close to ideal for use in digital systems Func-tion and pin out compatibility with series 54 74devices mini-mizes design time for those designers already familiar with the standard 54 74logic family

All inputs are protected from damage due to static dis-charge by diode clamps to V CC and GND

Features

Y Wide supply voltage range 3V to 15V

Y Guaranteed noise margin 1V

Y High noise immunity 0 45V CC (typ )

Y Low power consumption 10nW package (typ )

Low power

Fan out of 2TTL compatibility driving 74L

Connection Diagrams

Dual-In-Line Packages

MM54C00 MM74C00

TL F 5877–1Top View

Order Number MM54C00or

MM74C00

MM54C02 MM74C02

TL F 5877–2Top View

Order Number MM54C02or

MM74C02

MM54C04 MM74C04

TL F 5877–3

Top View

Order Number MM54C04

or MM74C04

MM54C10 MM74C10

TL F 5877–4Top View

Order Number MM54C10or

MM74C10

MM54C20 MM74C20

TL F 5877–5

Top View

Order Number MM54C20or

MM74C20

C 1995National Semiconductor Corporation RRD-B30M115 Printed in U S A

Absolute Maximum Ratings

If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and specifications Voltage at Any Pin b0 3V to V CC a0 3V Operating Temperature Range

54C b55 C to a125 C 74C b40 C to a85 C Storage Temperature Range b65 C to a150 C Operating V CC Range3 0V to15V Maximum V CC Voltage18V Power Dissipation(P D)

Dual-In-Line700mW Small Outline500mW Lead Temperature

(Soldering 10seconds)300 C

DC Electrical Characteristics

Min Max limits apply across the guaranteed temperature range unless otherwise noted

Symbol Parameter Conditions Min Typ Max Units CMOS TO CMOS

V IN(1)Logical‘‘1’’Input Voltage V CC e5 0V3 5V

V CC e10V8 0V V IN(0)Logical‘‘0’’Input Voltage V CC e5 0V1 5V

V CC e10V2 0V V OUT(1)Logical‘‘1’’Output Voltage V CC e5 0V I O e b10m A4 5V

V CC e10V I O e b10m A9 0V V OUT(0)Logical‘‘0’’Output Voltage V CC e5 0V I O e10m A0 5V

V CC e10V I O e10m A1 0V I IN(1)Logical‘‘1’’Input Current V CC e15V V IN e15V0 0051 0m A I IN(0)Logical‘‘0’’Input Current V CC e15V V IN e0V b1 0b0 005m A I CC Supply Current V CC e15V0 0115m A LOW POWER TO CMOS

V IN(1)Logical‘‘1’’Input Voltage54C V CC e4 5V V CC b1 5V

74C V CC e4 75V V CC b1 5V V IN(0)Logical‘‘0’’Input Voltage54C V CC e4 5V0 8V

74C V CC e4 75V0 8V V OUT(1)Logical‘‘1’’Output Voltage54C V CC e4 5V I O e b10m A4 4V

74C V CC e4 75V I O e b10m A4 4V V OUT(0)Logical‘‘0’’Output Voltage54C V CC e4 5V I O e10m A0 4V

74C V CC e4 75V I O e10m A0 4V CMOS TO LOW POWER

V IN(1)Logical‘‘1’’Input Voltage54C V CC e4 5V4 0V

74C V CC e4 75V4 0V V IN(0)Logical‘‘0’’Input Voltage54C V CC e4 5V1 0V

74C V CC e4 75V1 0V V OUT(1)Logical‘‘1’’Output Voltage54C V CC e4 5V I O e b360m A2 4V

74C V CC e4 75V I O e b360m A2 4V V OUT(0)Logical‘‘0’’Output Voltage54C V CC e4 5V I O e360m A0 4V

74C V CC e4 75V I O e360m A0 4V OUTPUT DRIVE(see54C 74C Family Characteristics Data Sheet)T A e25 C(short circuit current)

I SOURCE Output Source Current V CC e5 0V V IN(0)e0V V OUT e0V b1 75mA I SOURCE Output Source Current V CC e10V V IN(0)e0V V OUT e0V b8 0mA I SINK Output Sink Current V CC e5 0V V IN(1)e5 0V V OUT e V CC1 75mA I SINK Output Sink Current V CC e10V V IN(1)e10V V OUT e V CC8 0mA

AC Electrical Characteristics T A e 25 C C L e 50pF unless otherwise specified

Symbol

Parameter

Conditions

Min

Typ

Max

Units

MM54C00 MM74C00 MM54C02 MM74C02 MM54C04 MM74C04t pd0 t pd1Propagation Delay Time to V CC e 5 0V 5090ns Logical ‘‘1’’or ‘‘0’’V CC e 10V 3060

ns C IN Input Capacitance

(Note 2)

6 0pF C PD Power Dissipation Capacitance

(Note 3)Per Gate or Inverter

MM54C10 MM74C10

t pd0 t pd1Propagation Delay Time to V CC e 5 0V 60100ns Logical ‘‘1’’or ‘‘0’’V CC e 10V 3570

ns C IN Input Capacitance

(Note 2)

7 0pF C PD Power Dissipation Capacitance

(Note 3)Per Gate

MM54C20 MM74C20

t pd0 t pd1Propagation Delay Time to V CC e 5 0V 70115ns Logical ‘‘1’’or ‘‘0’’V CC e 10V 4080

ns C IN Input Capacitance

(Note 2)

9pF C PD

Power Dissipation Capacitance

(Note 3)Per Gate

AC Parameters are guaranteed by DC correlated testing

Note 1 ‘‘Absolute Maximum Ratings’’are those values beyond which the safety of the device cannot be guaranteed Except for ‘‘Operating Temperature Range’’they are not meant to imply that the devices should be operated at these limits The table of ‘‘Electrical Characteristics’’provides conditions for actual device operation

Note 2 Capacitance is guaranteed by periodic testing

Note 3 C PD determines the no load AC power consumption of any CMOS device For complete explanation see 54C 74C Family Characteristics Application Note AN-90

Typical Performance Characteristics

Gate Transfer Characteristics

Over Temperature vs V CC

Guaranteed Noise Margin Power Dissipation vs Frequency MM54C02 MM74C02 MM54C00 MM74C00 MM54C04 MM74C04

TL F 5877–6

Typical Performance Characteristics

(Continued)

Ambient Temperature Propagation Delay vs MM54C00 MM74C00 MM54C04 MM74C04

MM54C02 MM74C02 Ambient Temperature Propagation Delay vs MM54C00 MM74C00 MM54C04 MM74C04

MM54C02 MM74C02 Load Capacitance Propagation Delay Time vs MM54C00 MM74C00 MM54C04 MM74C04

MM54C02 MM74C02 TL F 5877–7

Propagation Delay Time vs Load Capacitance MM54C10 MM74C10TL F 5877–8Propagation Delay Time vs Load Capacitance MM54C20 MM74C20

TL F 5877–9

Switching Time Waveforms and AC Test Circuit

CMOS to CMOS

TL F 5877–10

TL F 5877–11

Note Delays measured with input t r t f s 20ns

Physical Dimensions inches(millimeters)

Ceramic Dual-In-Line Package(J)

Order Number MM54C00J MM54C02J MM54C04J MM54C10J MM54C20J

MM74C00J MM74C02J MM74C04J MM74C10J or MM74C20J

NS Package Number J14A

M M 54C 00 M M 74C 00 M M 54C 02 M M 74C 02 M M 54C 04 M M 74C 04 M M 54C 10 M M 74C 10 M M 54C 20 M M 74C 20

Physical Dimensions inches (millimeters)(Continued)

Molded Dual-In-Line Package (N)

Order Number MM54C00N MM54C02N MM54C04N MM54C10N MM54C20N

MM74C00N MM74C02N MM74C04N MM74C10N or MM74C20N

NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein 1 Life support devices or systems are devices or 2 A critical component is any component of a life systems which (a)are intended for surgical implant support device or system whose failure to perform can into the body or (b)support or sustain life and whose be reasonably expected to cause the failure of the life failure to perform when properly used in accordance support device or system or to affect its safety or with instructions for use provided in the labeling can effectiveness

be reasonably expected to result in a significant injury to the user

National Semiconductor National Semiconductor National Semiconductor National Semiconductor Corporation

Europe

Hong Kong Ltd

Japan Ltd

1111West Bardin Road

Fax (a 49)0-180-5308586

13th Floor Straight Block Tel 81-043-299-2309